CCS :: View topic - about ADC time acquisition

CCS C Software and Maintenance Offers

FAQ

Official CCS Support

Profile Log in to check your private messages Log in

CCS does not monitor this forum on a regular basis.

Please do not post bug reports on this forum. Send them to CCS Technical Support

about ADC time acquisition

CCS Forum Index -> General CCS C Discussion

View previous topic :: View next topic

Author

Message

nfs

Joined: 28 Apr 2004
Posts: 18

about ADC time acquisition
Posted: Mon May 03, 2004 6:52 am

does the ADC can read a voltage every 100�s during 3s and give me the result? if nop what's the minimum acquisition time _________________ nfs

Guest

Re: about ADC time acquisition

Posted: Mon May 03, 2004 12:43 pm

Reply with quote

nfs wrote:

does the ADC can read a voltage every 100�s during 3s and give me the result? if nop what's the minimum acquisition time

the T_aquision depends on the used crystal.
with a 20MHz crystal u cen get ~ every 75uS(t_aq + t_channelswitch, etc ...) a new value from your adc into a 16b variable.

Haplo

Joined: 06 Sep 2003
Posts: 659
Location: Sydney, Australia

Posted: Mon May 03, 2004 5:42 pm

Reply with quote

Quoting from datasheet (PIC16F877):

Quote:

To calculate the minimum acquisition time,
Equation 11-1 may be used. This equation assumes
that 1/2 LSb error is used (1024 steps for the A/D). The
1/2 LSb error is the maximum error allowed for the A/D
to meet its specified resolution.

EQUATION 11-1: ACQUISITION TIME
TACQ=Amplifier Settling Time +
Hold Capacitor Charging Time +
Temperature Coefficient
=TAMP + TC + TCOFF
=2�s + TC + [(Temperature -25�C)(0.05�s/�C)]

TC =CHOLD (RIC + RSS + RS) In(1/2047)
=- 120pF (1kΩ + 7kΩ + 10kΩ) In(0.0004885)=16.47�s

TACQ=2�s + 16.47�s + [(50�C -25�C)(0.05�s/�C)=19.72�s

The A/D conversion time per bit is defined as TAD. The
A/D conversion requires a minimum 12TAD per 10-bit
conversion. For correct A/D conversions, the A/D conversion clock
(TAD) must be selected to ensure a minimum TAD time
of 1.6 �s.
After a conversion has completed, a 2.0TAD delay must complete before acquisition can begin again. During this time, the holding capacitor is not connected to the selected A/D input channel.

Display posts from previous:

	CCS Forum Index -> General CCS C Discussion	All times are GMT - 6 Hours
Page 1 of 1

You cannot post new topics in this forum
You cannot reply to topics in this forum
You cannot edit your posts in this forum
You cannot delete your posts in this forum
You cannot vote in polls in this forum

Powered by phpBB © 2001, 2005 phpBB Group